which failures will occur in future. Based on the probability of failures, it can be decided whether the available failure protection layers need to be activated or not . Via modeling general HPC systems and estimating their failure rate, it was observed that applying a logical topology, may reduce failure probability, and that the logical topology also constitutes a uniform topology for any HPC system, such that the proposed failure probability predictor can be applied. There are three main goals to achieve using the proposed approach: Improved resilience, progress in computation, and energy saving.
In this approach, the HPC system is considered in its entirety and resilience mechanisms (e.g., checkpointing, isolation, and migration) are activated on-demand. Using this approach, the unavoidable increase in total system performance degradation and energy consumption is decreased compared to the typical checkpoint/restart and redundant resilience mechanisms. Our work aims to mitigate a large number of failures occurring at various layers in the system, to prevent their propagation, and to minimize their impact, all of this in an energy-saving manner. In the case of failures that are estimated to occur but cannot be mitigated using the proposed approach (e.g., no surrogate resource is available), the system administrators will be notified in view of performing further investigations and reactions.
A resilient HPC system is a system which can complete the users requests even if certain units 2 of the system encounter failures and are no longer functioning. A failure is a complete outage of a given system unit. Thus, a malfunctioning or misbehaving unit is not a failed unit and, therefore, it is beyond the scope of this work. Failures and their impact propagation have an effectiveness zone. After each failure one can expect new failures, as part of the impact effectiveness zone. A sequence of successive failures is called a failure chain. Failures always propagate horizontally within a single layer, as well as from bottom to top across the horizontal system layers.
The common architecture of today's computers is based on the von Neumann description, first introduced by John von Neumann in 1945 [3] , [4] . In the von Neumann model, the computer consists of three main components: central processing unit (CPU), memory, and input/output devices (I/O).
HPC systems are also clusters of computing nodes which are connected together via a network of switches. Therefore, the entire HPC system can also be modeled via von Neumann basic components. There are different physical topologies to connect computational nodes together and form an HPC system. The fat-tree topology is one of the most popular topologies [5] . The indirect bidirectional multistage topology of fat-tree, given its symmetric layered formation and lack of root bottleneck, has a natural fault-tolerant property. In specific HPC systems, the numbers of nodes, chassis, and racks are chosen based on certain application-, budget-, and space-related considerations to increase their performance and reduce the acquisition costs. However this may decrease the innate resilience of the fat-tree topology. As stated earlier, an HPC system can be modeled via von Neumann basic components. To reduce the system complexity and to facilitate a generic model it is assumed that all components have equal importance and that the impact of failure of one component on other components is instantaneous, which in reality may not be always the case. The three basic components of von Neumann description, are serially connected to each other. However, a computer may also have several parallel units. In such cases, we can assume all similar parallel components as one supercomponent. Based on these assumptions, the failure rate of a computer can be estimated via Eq. (1), in which F CM P cmp denotes the estimated failure probability of a single component cmp.
Each chassis of an HPC system consists of a set of parallel computers (hereafter, node). Each rack is a set of chassis, and the HPC system is a set of racks. Based on this topology, chassis is considered to be "failed" when all of its internal nodes fail. The same definition applies to the racks and the HPC system. Thus, the proposed failure estimation model can be recursively expanded from a single node, to chassis, to racks, and to the entire HPC system. Applying this model to the statistics obtained from [2] led us to the following set of results: (1) The failure impact of nodes' internal components (e.g., CPU, and memory), in comparison with the failure impact of external components (e.g., network switches) on the whole system failure rate is negligible; (2) Having less than 4 nodes in a chassis is not efficient in the fat-tree logical topology; (3) Having more than 4 nodes in a chassis has no significant impact on reducing failure probability; (4) In the fat-tree logical topology, using more branches with fewer leaves on each branch is more efficient than using few branches with many leaves on each branch; (5) In the fat-tree logical topology only the two top most component layers have significant impact on the whole system failure probability.
Repeating the calculations on higher system layers, and changing the granularity, provided the following results: (1) Redundancy in higher layers is more beneficial; (2) Having less than 4 chassis in a rack is not efficient for failure prevention; (3) Having more than 8 chassis in a rack has no significant impact on decreasing failure probability; (4) Having more than 2 racks improves the failure rate; (5) Having more than 8 racks has no significant impact on failure reduction; (6) Expectedly the shared resources (e.g. network switches) have the dominant impact on the resilience of HPC system.
Based on these results, the proposed approach: (1) Applies a 4-4-4 logical fat-tree topology to the HPC system; (2) Based on the von Neumann model of HPC system, it estimates the system failure probability; and (3) Upon detection or prediction of failures, it activates failure protection layers within the effectiveness zone of that failure; (4) Via this approach the formation of the failure chains in the HPC system is prevented or minimized. Via these steps, this approach can provide on-demand resilience for HPC systems, which paves the way towards adaptive resilience.
In general, this work makes the following contributions. (1) Proposes an approach to reduce the cost of resilience in HPC systems. (2) Recommends a logical topology which takes advantage of the built-in resilience of tree-like topologies, and increases system resilience at minimum overhead. (3) Proposes a general model to estimate failure probability in HPC systems based on von Neumann model. (4) To the best of our knowledge, this paper is the first attempt to use logical topology to decrease the cost of resiliency in HPC systems. (5) It is also, to the best of our knowledge, the first study which uses system-wide failure probability estimation as the decision factor to provide on-demand resilience by controlling failure protection mechanisms (e.g., reconfiguring the checkpoint/restart and redundancy mechanisms) on HPC systems.
For the future work, beside improving the failure prediction model based on failure correlations [6] , analyzing the propagation pattern of failures in different system layers, and quantifying failures' impact within their effectiveness zone has been planned.
